CLAIMS

What is claimed is:

1	1.	An apparatus for processing asynchronous data in a multiple access system		
2	compr	comprising:		
3		a plurality of received signals from a corresponding plurality of users		
4		wherein said received signals are divided into blocks of data for each of said		
5		users;		
6		a plurality of multiuser detector processors coupled to said received signals		
7		wherein each of said multiuser detector processors processes a portion of		
8		said blocks for each of said users within a processing window; and		
9		a plurality of decoders coupled to said multiuser detector processors		
10		wherein said decoders process all the blocks for one of the users, once said		
11		multiuser detector processor is finished processing an entirety of one of said		
12		blocks for the one of said users.		
13				
1	2.	The apparatus according to claim 1, wherein each of said received signals		
2		are respectively coupled one of said multiuser detector processors.		
3				
1	3.	The apparatus according to claim 1, wherein each of said multiuser detector		
2		processors are respectively coupled one of said decoders.		
3				
1	4.	The apparatus according to claim 1, wherein said decoders uses algorithms		
2		selected from the group of algorithms consisting of: Viterbi algorithm, and		
3		Bahl, Cocke, Jelinek, and Raviv (BCJR) algorithm.		
4				
1	5.	The apparatus according to claim 1, wherein said multiuser detector		
2	¥,	processor uses algorithms selected from the group consisting of: M-		
3		algorithm, T-algorithm, FANO, or reduced state Viterbi, maximum a		
4		posteriori (MAP) decoders and soft-output Viterbi algorithm (SOVA)		
5		decoders.		

6

6. The apparatus according to claim 1, further comprising a parameter 1 estimator coupled to said received signals and to said multiuser detector 2 processors, wherein a size of said processing window is determined by said 3 parameter estimator. 4 5 7. The apparatus for digital processing according to claim 1, further 1 comprising an interleaver coupled between said multiuser detector 2 processors and said decoders and a deinterleaver coupled between said 3 decoders and said multiuser detector processors. 5 8. A digital processing system performing Turbo MUD processing on multiple 1 access communications, comprising: 2 a parameter estimation unit coupled to a plurality of received user signals, 3 wherein each of said user signals are a plurality of blocks of data; 4 a multiuser detector coupled to said parameter estimation unit, wherein said 5 multiuser detector processes said blocks of data for each of said user signals 6 in a partial manner with a processing window defined by frame boundaries, 7 and wherein said multiuser detector outputs processed blocks of data; and 8 a bank of decoders coupled to said multiuser detector, said decoders 9 processing all of said processed blocks of data for one of said user signals 10 as soon as one of said blocks of data for one of said user signals has been 11 processed by said multiuser detector in its entirety, wherein said decoders 12 produce improved processed blocks of data. 13 14 The digital processing system according to claim 8, wherein said improved 9. 1 2 processed blocks of data are fed back to said multiuser detector for iterative processing.

4 5

3

10. The digital processing system according to claim 8, wherein said processing window is edge triggered.

6 7

1	11.	The digital processing system according to claim 8, wherein said processing
2	wind	ow is triggered to commence processing on a central bit.
3		
1	12.	The digital processing system according to claim 8, wherein said decoders
2		uses algorithms selected from the group consisting of: Viterbi algorithm,
3		and Bahl, Cocke, Jelinek, and Raviv (BCJR) algorithm.
4		
1	13.	The digital processing system according to claim 8, wherein said multiuser
2		detector uses algorithms selected from at least one of the algorithms from
3		the group of algorithms consisting of: M-algorithm, T-algorithm, FANO, or
4		reduced state Viterbi, maximum a posteriori (MAP) decoders and soft-
5		output Viterbi algorithm (SOVA) decoders.
6		
1	14.	The digital processing system according to claim 8, further comprising a
2		synchronization unit coupled to said multiuser detector determining which
3		of said processed blocks of data to decode.
4		
1	15.	A method for processing signals from multiple users each having
2		synchronized bit streams within blocks of data, comprising:
3		performing parameter estimation of said bit streams;
4		processing said bit streams using a multiuser detector, wherein said
5		multiuser detector processes a portion of each of said blocks of data within
6		a frame boundary;
7		interrupting said processing at each said frame boundary, wherein one of
8		said blocks of data is completely processed for one of said users at each said
9		frame boundary;
10		decoding all of said blocks of data from said multiuser detector for said one
11		of said users and producing a higher quality symbol bit stream;
12		refreshing said one of said blocks of data;
13		repeating said steps of interrupting, decoding and refreshing until a final
14		state is obtained; and,

15		outputting a final symbol stream for each user.
16		
1	16.	The method for processing signals from multiple users according to claim
2		15, wherein said final state is a fixed number of iterations.
3		
1	17.	The method for processing signals from multiple users according to claim
2		15, wherein said final state is an allowable performance level.
1		
1	18.	The method for processing signals from multiple users according to claim
2		15, further comprising the steps of de-interleaving and interleaving.
3		
1	19.	The method for processing signals from multiple users according to claim
2		15, wherein said processing is performed in parallel.
3		
1	20.	The method for processing signals from multiple users according to claim
2		15, wherein said processing is performed sequentially.
3		